Title : Automatic Transistor - Level Design and Layout of FPGAs

نویسندگان

  • Mark Bourgeault
  • Chris Sun
  • R. Gillett
چکیده

Executive Summary Field-Programmable Gate Arrays (FPGAs) are becoming more prevalent in digital systems and are used to implement a wide range of applications – from telecommunications switching systems to wireless interfaces. This project investigates the feasibility of a tool to automate the process of producing the transistor-level layout of an FPGA. This will reduce the design cycle time while maintaining a comparable quality to layouts fully optimized by hand. We will extend an existing tool, Automated Transistor Layout (ATL), by improving its placement algorithm, designing a router, and developing a Graphical User Interface to visualize the proposed enhancements. This project takes ATL from cell placements without routing between them and defines the inter-cell routing and the intra-cell layout. Our work coincides with another project is further improving the cell placement algorithms. Table 1 contains a listing of the project milestones that were defined at the beginning of our project. The table provides a short description of each task, identifies the primary group member responsible for completing the module, and our initial estimates for the duration of each milestone. Over the course of the project's lifecycle, both the milestones and their durations were updated based on inaccurate estimates in the amount of effort and for unexpected difficulties. Table 2 lists the updated milestone schedule and contains information as to the final status for each of the milestones at the conclusion of the project. We have completed all of our original milestones, except for a module that automatically generates the intra-cell layout. The primary reason for abandoning this milestone was that preliminary estimates for the performance of an automated intra-cell layout engine would be significantly inferior to a hand-generated solution. Additionally, we have iv underestimated the total time taken to fulfill the non-technical requirements for the design project (i.e. presentations & reports).

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Design Environment for High-Throughput Low-Power Dedicated Signal Processing Systems

A hierarchical automated design flow for low-energy direct-mapped signal processing integrated circuits is presented. A modular framework based on a combined dataflow graph and floorplan description drives automatic layout generation with commercial CAD tools. Automatic characterization of layout improves system-level estimates. Simplified physical design methodologies for low supply voltages a...

متن کامل

Multi-Valued Routing Tracks for FPGAs in 28nm FDSOI Technology

In this paper we present quaternary and ternary routing tracks for FPGAs, and their implementation in 28nm FDSOI technology. We discuss the transistor level design of multi-valued repeaters, multiplexers and translators, and specific features of FDSOI technology which make it possible. Next we compare the multi-valued routing architectures with equivalent single driver two-valued routing archit...

متن کامل

Automated FPGA Design, Verification and Layout

Automated FPGA Design, Verification and Layout Ian Carlos Kuon Master of Applied Science Graduate Department of Electrical and Computer Engineering University of Toronto 2004 The design and layout of Field-Programmable Gate Arrays (FPGAs) is a timeconsuming process that is currently performed manually. This work investigates two issues faced when automating this task. First, an accurate compari...

متن کامل

PALACE: a layout generator for SCVS logic blocks - Design Automation Conference, 1990. Proceedings., 27th ACM/IEEE

A novel approach to the automatic layout synthesis of dynamic CMOS circuits is presented. A set of logic expressions is realized in a row of cells. Taking multi-level boolean expressions as input, logic transistors are placed and routed. Efficient solutions are achieved by permuting the variables of the expressions and by row folding. The layout is designed on a coarse grid taking tinung requir...

متن کامل

Switched-Capacitor Dynamic Threshold PMOS (SC-DTPMOS) Transistor for High Speed Sub-threshold Applications

This work studies the effects of dynamic threshold design techniques on the speed and power of digital circuits. A new dynamic threshold transistor structure has been proposed to improve performances of digital circuits. The proposed switched-capacitor dynamic threshold PMOS (SC-DTPMOS) scheme employs a capacitor along with an NMOS switch in order to effectively reduce the threshold voltage of ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002